A radix-based digital self-calibration technique for multistage analog-to-digital converter(ADC) is presented. This technique can correct errors due to capacitor mismatch and finite opamp gain. The equivalent radix of each stage is extracted by measuring the discontinuity on the ADC transfer curve and iteratively adjusting the equivalent radix to minimize this discontinuity. A much more accurate analog to digital conversion can be achieved by calculating the digital output based on these equivalent radices. While the principle is very similar to the method in [I], this technique can be applied to those ADCs having multiplyingdigital-to-analog-ConverterWDAC) with more widely used "capacitor-flip-over" structure. This can be seen as an extension to [I].
INTRODUCTION
Digital self-calibration is a very promising technique to improve the accuracy of switched-capacitor pipeline ADCs, which is largely limited by capacitor mismatch and finite opamp gain [1]-[51. The key concept of this technique is to measure these errors by the converter itself, and then use these measured values to correct the converter in digital domain. The most attractive feature of digital self-calibration technique is the minimum extra analog circuit involved. So it could be simpler, robust, flexible, easier to implement and potentially power efficient compared to those analog techniques or laser trimming.
Among various digital self-calibration schemes for pipeline ADC or cyclic ADC, some have the limitation that the calibration accuracy of each stage depends on the accuracy of its following stages, so the calibration has to be done step by step from the end stages to front stages up the pipeline [ , but the MDAC in each stage had to be modified from the "capacitor-flip-over" stlUcture.
In this paper, the radix-based digital self-calibration technique proposed in [ I ] is extended to the ADC with more widely used "capacitor-flip-over" MDAC. The accuracy of proposed scheme is comparable with [I] , and no extra circuit beyond [ I ] is needed. In the following sections, the details of this calibration scheme will be presented. Here, a I-bit-per-stage architecture is used because it's simple, fast and easy to calibrate. Assuming that the ADC is ideal and the radix is 2(the radix is usually chosen to be less than 2 in practical design to account for opamp and comparator offsets which could possibly make the stage output go out of signal range), the analog input and output relation is given by:
where D is f l depending on the input voltage level. In transistor level circuit implementation, the non-ideal effects such as capacitor mismatch and finite opamp gain will cause errors to the conversion. Fig. 2 shows the function diagram of a pipeline ADC with the presence of non-ideal terms. a i , , 9; and 6; denote the errors caused by capacitor mismatch and finite opamp gain. Since the signal independent charge injection and opamp offset only cause offset to the pipeline ADC without affecting the linearity as far as the analog output of each stage is kept within the signal range, here we only focus on the other error terms and did not show them in Fig. 2 .These shown error terms are based on the MDAC with commonly used "capacitor-flip-over" structure shown in Fig. 3 . The analog input and output relation is: Vo = ( 1 + 6 ) ( ( 2 + a ) V , -D ( l + p ) V T e f ) .
(2)
For a non-ideal pipeline ADC with all the error terms mentioned above, the conversion will be inaccurate and a calibration is needed. 
where TQ is the new radix number taking into account the effects of all error terms. However, this algorithm can not he applied to a multi-stage ADC, because the redefined reference voltage will be different from stage to stage. To solve this problem, a "non-capacitor-Rip-over" MDAC shown in 
+Dn-3 ' (rQn-i)(.Qn-z)(rQn-3)
However, the conventional "capacitor-flip-over" MDAC is more widely used in practical design due to its large feedhack factor. So it is very desirable to find a more general solution which can be applied to both MDAC structures.
Fortunately, such a general solution does exist and can be easily achieved after some simple manipulations.
To understand how this general solution works, we can do some equivalent transformations to the pipeline ADC's 1-830 ... function diagram shown in Fig.2 . The procedure oftransformation is shown in Fig.5 . Fig.S(a) is the function diagram of a pipeline ADC with all the error terms. If we change V, , f to 1/2V,,f and adjust the gain factor of reference voltage correspondingly, we get the equivalent function diagram Fig.S(b) . Then we merge the gain factor of the reference voltage into the input gain factor and the output gain factor to arrive at FigS(c). Now we redefine the stage input and output, so each stage's input gain factor is merged into its previous stage's output gain factor and the next stage's input gain factor is merged into this stage's output gain factor. That means we can use Eq.(6) to calibrate a multi-stage ADC with "capacitor-flip-over"MDAC. So this radix-based digital calibration scheme is a general calibration technique and can he applied to any 1-bit-per-stage pipeline or cyclic ADC without the limitation on the structure of MDAC. Here, the key point is to redefine the stage input and output, so the desired form of input and output equation can be achieved. One issue in from this redefinition is that the comparator within each stage still see the original input voltage before the redefinition. This equivalently adds offset to the comparator. Fortunately, this is usually not a problem because this added offset is small and can be compensated by the digital redundancy of the pipeline ADC without performance degradation.
Since an inaccurate pipeline ADC can he linearized by radix-based digital calibration as discussed above, next the question is how to obtain these equivalent radices. Although Eq.(7) tells us the relation between equivalent radix and all existing error terms, we can't use it to calculate the equivalent radix because those error terms can not be known in advance. However, an iterative equivalent radix extraction algorithm very similar to [l] can be employed to do this job and will he described next.
As demonstrated in [I] , the discontinuity will occur to the pipeline ADC transfer curve where there is a bit transition. These discontinuities are referred as major-carry jumps [ I ] which should be less than I-LSB if we use correct radices to calculate the digital output. If the radices we used are not the actual radices, the major-carry jumps would he larger than I-LSB. Based on this observation, we can extract the equivalent radix as follows: First, we give an initial estimated value for the radix. Then we approach the actual radix iteratively:
where n is the iteration index and A is the step size. After certain number of steps, the estimated radix will converge to the actual equivalent radix.
During each iteration, to measure the major-carry jump, the analog input is set to zero and the bit value is forced to I , the resulted digital output is DI (after radix based calculation). Next, the bit value is forced to 0, the resulted digital output is DO (after radix based calculation). The majorcarry jump is:
When there are 2 or more radices need to be determined, we can alternatively update their values based on the latest values of other radices until all the major-carry jumps are equal to I-LSB, which indicates that a linear transfer curve has been achieved. More detailed description can be found in [I] . 
CONCLUSIONS
The errors caused by capacitor mismatch and finite opamp gain in multistage pipeline ADCs can be corrected by adjusting the radices used in the digital output calculation. This radix-based digital self-calibration technique is very simple, accurate and robust. It can improve the linearity of pipeline ADC dramatically as shown in simulation results. While two-stage cyclic ADC was used in simulation to demonstrate the effectiveness of proposed scheme, this calibration technique can be applied to any multi-stage Fig. 7 . Output spectrum of the prototype ADC after calibration pipeline or cyclic ADC without the limitation on MDAC structure. Although I-bit-per-stage ADC architecture is preferred in this calibration scheme for it's simplicity, 1.5-bitper-stage or multi-bit-per-stagearchitecture can also be used with added circuit complexity.
